

FIGURE 1.




FIGURE 2

15



866070-0250000




FIG. 4





FIGURE 5



The diagram illustrates a parallel data bus system. A single 'DATA INPUT' line branches into multiple 'D' inputs of several D-type flip-flops. Each flip-flop has a 'Q' output and a 'CLR' (clear) input. The 'Q' outputs of all flip-flops are connected to a common 'DATA INPUT' line, which is also the output of the system. The 'CLR' inputs of all flip-flops are connected to a common 'RESET' line. A 'CLOCK' line is connected to the clock input of each flip-flop. The flip-flops are represented by rectangular blocks with 'D', 'Q', 'Q-bar', 'SET', and 'CLR' labels.

FIG. 8




FIG. 9






FIG. 10




FIG. 11

FIG. 12





FIG. 13

FIG. 14





FIG. 15

